1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
module soc (
input clk,
output [15:0] debugPC,
output [3:0] debugAluOp,
output [2:0] debugAluReg1,
output [2:0] debugAluReg2,
output [1:0] debugAluOpSource1,
output [1:0] debugAluOpSource2,
output debugAluDest,
output [2:0] debugRegDest,
output debugRegSetH,
output debugRegSetL,
output [2:0] debugRegAddr,
output debugMemReadB,
output debugMemReadW,
output debugMemWriteB,
output debugMemWriteW,
output [5:0] debugSetRegCond,
output [15:0] dbg_r0,
output [15:0] dbg_r1,
output [15:0] dbg_r2,
output [15:0] dbg_r3,
output [15:0] dbg_r4,
output [15:0] dbg_r5,
output [15:0] dbg_r6,
output [15:0] dbg_r7,
output [9:0] dbg_state,
output dbg_setPC,
output [15:0] dbg_setPCValue,
output [1:0] dbg_statusreg,
output dbg_needWait,
output dbg_re_o,
output dbg_we_o,
output [15:0] dbg_addr_o,
output [15:0] dbg_data_io
);
wire needWait_i;
wire [15:0] addr_o;
wire re_o, we_o;
wire [15:0] data_io;
wire [32:0] ctrl_from_decoder;
nqcpu cpu_inst (
.clk(clk),
.needWait_i(needWait_i),
.addr_o(addr_o),
.re_o(re_o),
.we_o(we_o),
.data_io(data_io),
.debugCtrl(ctrl_from_decoder),
.debugPC(debugPC),
.dbg_r0(dbg_r0),
.dbg_r1(dbg_r1),
.dbg_r2(dbg_r2),
.dbg_r3(dbg_r3),
.dbg_r4(dbg_r4),
.dbg_r5(dbg_r5),
.dbg_r6(dbg_r6),
.dbg_r7(dbg_r7),
.dbg_state(dbg_state),
.dbg_setPC(dbg_setPC),
.dbg_setPCValue(dbg_setPCValue),
.dbg_statusreg(dbg_statusreg),
);
testROM testROM_inst (
.clk(clk),
.needWait_o(needWait_i),
.addr_i(addr_o),
.re_i(re_o),
.data_io(data_io)
);
ctrl_decode debug_decode (
.control_signals(ctrl_from_decoder),
.aluOp(debugAluOp),
.aluReg1(debugAluReg1),
.aluReg2(debugAluReg2),
.aluOpSource1(debugAluOpSource1),
.aluOpSource2(debugAluOpSource2),
.aluDest(debugAluDest),
.regDest(debugRegDest),
.regSetH(debugRegSetH),
.regSetL(debugRegSetL),
.regAddr(debugRegAddr),
.memReadB(debugMemReadB),
.memReadW(debugMemReadW),
.memWriteB(debugMemWriteB),
.memWriteW(debugMemWriteW),
.setRegCond(debugSetRegCond)
);
assign dbg_needWait = needWait_i;
assign dbg_re_o = re_o;
assign dbg_we_o = we_o;
assign dbg_addr_o = addr_o;
assign dbg_data_io = data_io;
endmodule
|
