summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
* extract test rom into its own moduleNick McKinney2016-12-293-37/+53
|
* force the optimizer to try harderNick McKinney2016-12-291-0/+3
|
* rearrange some lines in project fileNick McKinney2016-12-291-2/+2
|
* add containing SoC module, pull test program memory out of CPUNick McKinney2016-12-294-49/+189
|
* add timing constraints fileNick McKinney2016-12-291-0/+107
|
* replace fetch_ready with a "wait needed" input lineNick McKinney2016-12-292-7/+9
|
* start a wish list for instructions to add in the futureNick McKinney2016-12-291-0/+5
|
* change debug program to one that adds the numbers from 1 through 10 with a loopNick McKinney2016-12-291-9/+21
|
* watch control lines from decoder instead of ALUNick McKinney2016-12-291-1/+1
| | | | makes more sense in the simulator output
* support setting PC for branch and jump instructionsNick McKinney2016-12-292-4/+34
|
* add initial zero values for registersNick McKinney2016-12-291-0/+11
|
* add simplistic status register and associated debug linesNick McKinney2016-12-292-3/+13
|
* widen register set control signal, fix bugs with conditional sets related to ↵Nick McKinney2016-12-296-32/+32
| | | | branching
* add simple control unitNick McKinney2016-12-183-5/+59
|
* Add ALU stage and hook it up. It sort of works.Nick McKinney2016-12-189-53/+429
|
* create super simple fetch stageNick McKinney2016-12-082-0/+35
|
* create decoder stageNick McKinney2016-12-082-1/+88
|
* finish decoder v1Nick McKinney2016-12-083-21/+175
|
* initial commitNick McKinney2016-12-0110-0/+601
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 00:33:51 +0000