nqcpu - a small 16-bit cpu

	Commit message (Collapse)	Author	Age	Files	Lines
*	Make shifter double-width instead of triple-width	Bobby Bingham	2017-01-08	1	-36/+32
\|
*	add ALU test for shift operations	Bobby Bingham	2017-01-08	2	-0/+32
\|
*	Add synthesis for ICE40 targets	Bobby Bingham	2017-01-08	2	-1/+12
\|
*	Ignore vim swap files	Bobby Bingham	2017-01-08	1	-0/+1
\|
*	Move icarus simluations to sims/ directory	Bobby Bingham	2017-01-08	2	-5/+5
\|
*	Move waves into new subdirectory	Bobby Bingham	2017-01-08	3	-4/+12
\|
*	Define macro to simplify dumping of waves	Bobby Bingham	2017-01-08	4	-6/+11
\|
*	Move ALU test cases to external testcase file	Bobby Bingham	2017-01-08	4	-48/+76
\| \| \| \| \| \| \|	This makes is a little easier to create new ALU testcases and to quickly read and understand the existing testcases. Additionally, the test bench itself can now report when a test fails, rather than requiring inspection on the waveform (though the waveform is still available).
*	Add makefile	Bobby Bingham	2017-01-08	1	-0/+31
\|
*	Make simulations in icarus verilog useful	Bobby Bingham	2017-01-08	3	-3/+12
\|
*	Remove extraneous comma causing syntax error	Bobby Bingham	2017-01-08	1	-1/+1
\|
*	Remove trailing whitespace	Bobby Bingham	2017-01-08	8	-54/+54
\|
*	extract test rom into its own module	Nick McKinney	2016-12-29	3	-37/+53
\|
*	force the optimizer to try harder	Nick McKinney	2016-12-29	1	-0/+3
\|
*	rearrange some lines in project file	Nick McKinney	2016-12-29	1	-2/+2
\|
*	add containing SoC module, pull test program memory out of CPU	Nick McKinney	2016-12-29	4	-49/+189
\|
*	add timing constraints file	Nick McKinney	2016-12-29	1	-0/+107
\|
*	replace fetch_ready with a "wait needed" input line	Nick McKinney	2016-12-29	2	-7/+9
\|
*	start a wish list for instructions to add in the future	Nick McKinney	2016-12-29	1	-0/+5
\|
*	change debug program to one that adds the numbers from 1 through 10 with a loop	Nick McKinney	2016-12-29	1	-9/+21
\|
*	watch control lines from decoder instead of ALU	Nick McKinney	2016-12-29	1	-1/+1
\| \| \| \|	makes more sense in the simulator output
*	support setting PC for branch and jump instructions	Nick McKinney	2016-12-29	2	-4/+34
\|
*	add initial zero values for registers	Nick McKinney	2016-12-29	1	-0/+11
\|
*	add simplistic status register and associated debug lines	Nick McKinney	2016-12-29	2	-3/+13
\|
*	widen register set control signal, fix bugs with conditional sets related to ↵	Nick McKinney	2016-12-29	6	-32/+32
\| \| \| \|	branching
*	add simple control unit	Nick McKinney	2016-12-18	3	-5/+59
\|
*	Add ALU stage and hook it up. It sort of works.	Nick McKinney	2016-12-18	9	-53/+429
\|
*	create super simple fetch stage	Nick McKinney	2016-12-08	2	-0/+35
\|
*	create decoder stage	Nick McKinney	2016-12-08	2	-1/+88
\|
*	finish decoder v1	Nick McKinney	2016-12-08	3	-21/+175
\|
*	initial commit	Nick McKinney	2016-12-01	10	-0/+601